

A Fast Waveform-Digitizing ASIC-based DAQ for a Position & Time Sensing Large-Area Photo-Detector System


Eric Oberla

on behalf of the LAPPD collaboration

PHOTODET 2012 12-June-2012




HIGH ENERGY PHYSICS
THE UNIVERSITY OF CHICAGO




Outline

- **LAPPD overview:** development of low-cost, large-area micro-channel plate photo-detectors (MCP-PMTs) for fast timing
- **Front-end electronics:** custom gigahertz waveform digitizing ASICs
- **System:** DAQ and detector readout/integration



The 400 sq. cm `Demountable' LAPPD MCP detector



Large-Area Picosecond Photo-Detector Collaboration (LAPPD)



- **Goals:** Large-area, relatively low-cost, \sim picosecond timing
- **Span of R&D efforts:** photocathode, MCP, **integrated electronics**, hermetic packaging
 - 20 x 20 cm² phototubes = 'tile'
 - Gain $\geq 10^6$ with two MCP plates
 - RF Transmission line anode (30 CH/side)
 - Internal HV distribution
 - SEE layer deposited with ALD




Limited sensitivity to magnetic field...?

The Frugal Tile - Detector Assembly



Super Module (SuMo) MCP Photodetector

LAPPD Collaboration






- 0.5m² of photo-sensitive area: 3x4 array of 20cm LAPPD MCP tiles
- Thin profile glass packaging
- Highly integrated electronics: 180 channels of fast waveform digitization
→ input: high voltage + system clk, etc.; output: gigabit Ethernet

**System
bandwidth
~400 MHz**




Tray and Tiles - The Super Module System

LAPPD 20cm anode



1. Microstrip transmission lines consist of a strip conductor and a ground metal plane separated by a dielectric medium.




Microwaves & RF



After final amplification, the shower of electrons is accelerated towards the anode, inducing EM waves that propagate in both directions along transmission line. (ABW ~ 3 GHz for 20cm anode)

First 20cm MCP tests

LAPPD Collaboration





Location of event (x,y) determined by the time difference of signal on two ends (x) and the charge-centroid of adjacent strips (y)

- Position resolution \leftrightarrow time resolution $[\sigma_x = \sigma_t * v_{prop}]$
100 ps \sim 1.5 cm
10 ps \sim 1.5 mm ...etc.

33mm MCP position scan:
 $v_{prop} \sim 2/3c$
along stripline
($\sigma_t \sim 15$ ps).

MCP pulses & timing




Timing analysis approach:


- 1) Save digitized waveform (scope/ASIC)
- 2) Pick algorithm in software/firmware:
 - Fit rising edge
 - constant fraction discrimination (CFD)
 - χ^2 template fit to waveform

Time resolution determinants:


- 1) Signal to noise \longrightarrow
- 2) Analog Bandwidth
- 3) Sampling rate
- 4) Signal statistics



Detector-integrated Front-end Readout



- Custom waveform sampling ASICs record signals from both ends of microstrip anode
 - High channel density
 - Compact electronics integration with detector
 - Low power
 - Low cost per channel (<\$20 per channel in volume)
 - Handle noise and poorly formed pulses
 - Preserve timing information



20 cm microstrip anode (30 channels per end)



'Analog Card'

PSEC-4: 6-channel fast waveform digitizing ASIC using switched capacitor array architecture

Switched capacitor array sampling: *'analog down-conversion'*


[GHz sampling → 10-100 MHz readout: useful in most 'triggered event' applications]

Write pointer passed along array - generates 'sampling window' (~5-10 switches closed at once):




Tiny charge: 1mV ~ 100e⁻

Timing generation with a delay locked loop (DLL):




locked sampling @ 10GSa/s w/ on chip DLL

To switched capacitor array – sample & hold



10-15 GSa/s Waveform Sampling ASIC

	ACTUAL PERFORMANCE
Sampling Rate	2.5-15 GSa/s
# Channels	6
Sampling Depth	256 points (17-100 ns) per channel
Input Noise	<1 mV RMS
Analog Bandwidth	1.5 GHz (f_{3dB})
ADC conversion (ramp-compare)	Up to 12 bit (10 ENOB) clocked @ 1.6 GHz
Dynamic Range	0.1-1.1 V
Readout Latency	2 μ s (min) – 16 μ s (max)




Designed to sample & digitize fast pulses (MCPs):



- Sampling rate capability > 10GSa/s
- Analog bandwidth > 1 GHz (challenge!)
- Relatively short buffer size
- event-rate capability ~100 KHz

→ **130 nm CMOS**

PSEC-4 Performance




Channel 3





PSEC-4 evaluation board

6 channel, 10 GSPS
'oscilloscope on a chip'

— **USB 2.0 interface**




Oscilloscope on a Chip?




?



||




Oscilloscope on a Chip?





Not quite...a modified approximation:




For example, a raw **PSEC-3** readout (10 GS/s) of 120 MHz, 150 mV_{rms} sine wave:



Waveform Digitizer (Voltage) Calibration





+



Fixed cell-to-cell pedestal variations

=



ADC count-to-Voltage LUT


Straightforward to implement these corrections in an FPGA
(need to apply these calibrations in order to further process data)

Further Calibrations...



Time base correction:

Keep overall sampling rate constant (or correct for drift) – **DONE** w/ on-chip DLL


Correct for cell-to-cell variations in sampling rate (nominal $\Delta t \sim 100\text{ps}$ @ 10 Gsa/s)




240 MHz sine with 'all' calibrations applied (PSEC-4)



PSEC-4 Performance revisited





Applying calibrations, bench test (ideal) timing measurement yields $\sigma_t \sim 3$ ps (2-channel timing on single PSEC-4 ASIC)



[preliminary]



PSEC-4 Eval board has begun active use as readout platform in 20 cm MCP testing



with only 6 channels, a full DAQ is required to readout the full anode of the 20 cm detectors...

Super Module DAQ




LAPPD Collaboration



Front (photosensitive) side: 0.5 m² of active area

Super Module DAQ

LAPPD Collaboration





PSEC-4 is baseline ASIC for system, but back-end electronics may accommodate any waveform sampler with 1.2 or 2.5 V standard *`application specific'*. DRS4 (PSI), IRS/BLAB (Hawai'i), etc.

Analog Card – 5 PSEC-4 ASICs (30 channels)
-6 Analog Cards per SuMo
-A/D conversion on -chip
-flexibility allows for integration of **alternative front-end ASICs**



Super Module DAQ

LAPPD Collaboration




Backside: Integrated back-end electronics

Super Module DAQ

LAPPD Collaboration



Hardware



Digital Card


- 6 per module
- PSEC-4 control, trigger handling, local data reduction & calibration
- Jitter cleaner for ASIC clock distribution

Central Card

- System control
- Communication w/ other SuMo detectors
- Feature extraction
- CPU/GPU interface
- (Triple Speed Ethernet & USB 2.0)

Super Module DAQ

Features



Cyclone IV GX

Ethernet &
USB2.0

Stratix III

5V system power
(13A max)

Fast (800Mbps
per line) SerDes
interface. LVDS
clk distribution.

Analog->Digital
Card connection
with 240 pin
SAMTEC

DAQ architecture flexible to any
arrangement of 20 cm LAPPD tiles



Super Module DAQ Status

- **Full system readout of raw data via USB 2.0 has been achieved.**
- Upcoming:
 - Ethernet development
 - Event Display
 - Implement first data reduction algorithms

System `Protocols':

- 48 bit system instruction set →
- USB raw data packets 256 x 16 bit (1 channel PSEC-4) + 4 x 16 bit header/footer
- System trigger + resets along dedicated LVDS line
- 40MHz system clock

Electronics Instruction Set


The electronics use a fixed-width 48 bit instruction set. The first 4 bits are the next 6 bits are the channel mask, the next 11 bits are options, and the last 16

INS	DC	PSEC4	CHAN	OPTS	VAL
0010	001111	01110	111111	0000000000000000	00000000000000

would acquire the data from the 18 central channels on each analog card.



List of instructions.

Name	Hdr	Opts	Purpose
No-Op	0x0	NULL	Does nothing.
Trigger	0x1	NULL	Tells the PSEC to collect data.
Acquire	0x2	NULL	Tells the DC to pass PSEC data to DC.
Raw Read	0x3	NULL	Read the raw DC data to the CC.
Evt Read	0x4	NULL	Read the event DC data to the CC.
Get Evts	0x6	NULL	Reads VAL CC events from the CC FIFO to the PC.
Set	0x5	*	Sets pedestal and calibration values on the AC.
Reset	0xF	*	Resets components specified by opts.



(Immediate) Next Steps


- Super Module 'proof of principle' using 1x4 tile row electronics + 20 cm LAPPD MCP




At the cusp of integrating the PSEC-4 Super Module DAQ with the LAPPD large-area MCPs. Sub-10ps resolution has been shown with MCP and ASIC separately...challenge to preserve this in a full system!

Many thanks to A. Elagin, M. Wetstein, K. Nishimura, H. Frisch, R. Northrup and the entire LAPPD collaboration

Applications?



TOF PET sampling calorimeter



Approach: precise Time-of-Flight, sampling, real-time adaptive algorithms in local distributed computing, use much larger fraction of events and information


Benefit: higher resolution, lower dose to patient, less tracer production and distribution, new hadron therapy capabilities

Photon TPC – neutrino application

Track Reconstruction Using an “Isochron Transform”

Results of a toy Monte Carlo with perfect resolution

Color scale shows the likelihood that light on the Cherenkov ring came from a particular point in space. Concentration of red and yellow pixels cluster around likely tracks



$\Delta x, \Delta y \ll 1 \text{ cm}$
 $\Delta t < 100 \text{ psec}$
 Magnetic field in volume

Idea: to reconstruct vertices, tracks, events as in a TPC (or, as in LiA).

