Development of a sampling ASIC for fast detector signals

Hervé Grabas
Work done in collaboration with Henry Frisch, Jean-François Genat, Eric Oberla, Gary Varner, Eric Delagnes, Dominique Breton.
Outline

• LAPPD effort overview
• Presentation of the detector
• Simulation work
• Preliminary simulation results
• Sampling theory and chip development
• System overview
• Conclusion
LAPPD effort overview

3 major axis

MCP & Photocathode

Simulation

Use ALD for surface improvement

Use simulation for design choice

Use of fast transmission line & sampling

Readout

Large Area Photo-Detector

• High QE photocathode
• Controlled gain MCP
• Fast rising signal
• High speed readout

Presentation Cracow - Hervé Grabas
Detector presentation

Specification
- Large area: $20 \times 20 \text{cm}^2$
- Cheap: less than 10\$ incremental cost per in²
- Fast: ~1psec resolution at 100 PE
- Efficient: Study of high QE photocathode (>50%)

Parts
- Photocathode (2 options Ga-X or Multi-Alkali)
- MCP 1 & 2 (ALD coated)
- Anodes striplines (silkscreen)
- Glass enclosure (Borofloat 33)
- Readout electronics

Connectivity
- No internal connections (HV via R divider network)
- No pins (stripline read-out)

Goal: detector ready in 2 years from now.
Status end of year 1.
As part of the understanding work done on the MCP-PMTs detector in the LAPPD we are looking at:

- How is the signal created in the last MCP gap (between MCP and anodes).
- How is the signal (E-field) is coupling into the micro- stripline.
- How is the signal propagating along the striplines.

Doing this allows several interesting developments:

- Validation of experimental results and understanding of the detector behavior.
- Investigate and test new design to improve the detector efficiency.
Electron signal from the MCPs

Signal characteristics
• Nb of output electrons: up to $10^{10}$ per pore.
• Cloud size: 20µm (size of the MCP pore). The x-y cloud expansion is negligible in a small gap (1mm):
\[
\frac{\text{electrons gap speed}}{\text{electron drift speed}} = 10^5.
\]

Signal development
• Electron travelling in the gap induces signal on the stripline.
• The electron time of travel and speed determines the rise-time of the signal. Under simulation.

Signal limitation
• Time resolution: Cloud elongation in z-direction creates timing degradation. Under simulation.
• Spatial resolution: Pores create a shift in the direction of their bias angle for the electron clouds (~200µm @800V).
• Noise: Photocathode thermal-emitted electrons (1PE equiv. noise).
• Saturation: each pore has a limited output current (depending on the MCP resistivity).

Best to work at:
• Balanced number of PE
  ✓ Insensibility to noise
  ✓ Avoiding saturation
• High last-stage bias voltage
  ✓ Fast rise time

Superimposed pinhole mask for two voltage value in the last gap. O Siegmund (Berkeley)
Signal development theory

Signal creation
- The field radiated by the electrons as they are accelerated in the gap induces surface current on the top stripline that are the signal sources for stripline.
- The rise time is given by the traveling time of the electrons in the gap. Under simulation.
- The fall time is given by the ground return loop (to be verified). Under simulation.

Signal propagation
- After creation, signals propagate in a microstripline mode to both ends of the detector.

Signal limitation
- Bandwidth simulated and tested at 2.5GHz
- Field losses when coupling into microstrip lines.
Micro-stripline array typical bandwidth:
✓ Measured (red)
✓ Simulated (blue)

(2.5Ghz , -3dB)

2.5Ghz = 140ps rise time
Detector simulation

Simulation of the signal generation and propagation in the stripline
- In progress
- Challenging

Simulation difficulties
- Near field
- Particle in cell
- Time dependent

Objectives
- Validate experimental results
- Improve detector efficiency (by better coupling the electron energy in the striplines)

Surface charge induced on the strip as a function of time and position
The single threshold is the least precise time extraction measurement. It has the advantage of simplicity.

The multiple threshold method takes into account the finite slope of the signals. It is still very easy to implement.

The constant fraction algorithm is very oftently used due to its relatively good results for and relative simplicity.

The waveform sampling above the Shannon frequency is the best algorithm since it is preserving the signal integrity.

We believe that sampling above the Shannon frequency and fully reconstruct the signal preserve at best the timing information.
The four models have been simulated with Matlab.
For pulse sampling the time is extracted with template fitting using the LMS algorithm.
The pulse sampling algorithm give the best results, more noticeably for small number of PE.
The best readout chip for an MCP-PMT detector is therefore a sampling chip.
The sampling frequency is taken to be 2× the fastest harmonic in the signal: 10Gs/s

From Jean-François Genat
LAPPD : Development of a 10Gs/s sampling chip

<table>
<thead>
<tr>
<th>Chip characteristics</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>IBM CMOS 0.13µm</td>
</tr>
<tr>
<td>Sampling frequency</td>
<td>&gt;10Gs/s</td>
</tr>
<tr>
<td>Number of channel</td>
<td>4</td>
</tr>
<tr>
<td>Number of sampling cells</td>
<td>256</td>
</tr>
<tr>
<td>Input bandwidth</td>
<td>&gt;2GHz</td>
</tr>
<tr>
<td>Dead time</td>
<td>2µs</td>
</tr>
<tr>
<td>Number of bits</td>
<td>8</td>
</tr>
<tr>
<td>Power consumption</td>
<td>To be measured</td>
</tr>
</tbody>
</table>

No results to present yet.
Chip (basic) internal architecture

Timing Generator

Input

Sampling cell #1
Sampling cell #2
Sampling cell #3
...
Sampling cell #n-1
Sampling cell #n

ADC
ADC
ADC
...
ADC
ADC

Output bus

Token
Timing generator

- Generates a sampling frequency at:
  \[ \frac{1}{\text{Delay}} \]
  - The min delay is smaller for smaller process
  - Locking the DLL improves temp. dependency, jitter, ...
  - Current sampling speed: 11Gs/s

Digitization: count until the comparator reaches the threshold.
- Slow process (2µs)
- Good linearity (given by the ramp)
- Question: number of counter to use (so far: 1 counter per cell)?
Chip evolution

• **Issues faced during development**
  - Lack of support from IBM (new kit).
  - Wrong ESD protections.
  - Leakages.
  - Digital part (flip-flop, counters).

• **Strengths of the design**
  - The relative simplicity.
  - Has already be fully proven working (Delagnes, Breton, Ritt, Varner).
  - Support from G. Varner, E. Delagnes and D. Breton

• **Future plans**
  - More testing in the upcoming month (boards and chips coming).

Analog outputs from Psec2 before correction showing cell-to-cell offset (and scope noise).
System integration

Electronics to detector

- Electronics – Detector integration
  - Simple design
  - Simple assembly
  - Being simulated now – tested soon

Mock-up of the detector assembly

Picture showing the detector integration with the electronics.
• **Electronics master controller**
  - ✓ Under development (might not be final design)
  - ✓ 1 FPGA servicing 4 Psec chip
  - ✓ 1 clock distributed to every chip (less jitter)
Conclusion

• Project in development
• Simulation work started few months ago
• Few result, but very exciting
• Electronics part manufacturing has been delayed. We expect new results at the end of this year
Backup
Psec3 Block view
An unit is basically made of one storage capacitance controlled by two signals:
- Timing (800ps wide pulse).
- Trigger (in case of an event).

Timing stores the analog values in the sampling capacitance at a rate of 15Gs/s.

Trigger open all the write switches in case of an event at the input.
• Went from M3 to MQ (gain a factor 2 in lin.res.).
• Add anti-fill layers, for layers from M1 to MG.
• Increase the width.
The 50Ω input resistance

<table>
<thead>
<tr>
<th>On the board</th>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>• Can be replaced</td>
<td>• The pad capacitance ~3pF and input line cap ~1.5pF are in series with 50Ω.</td>
</tr>
<tr>
<td></td>
<td>• Possibility of a good transmission line until the terminaison.</td>
<td>• Bandwidth &lt;1GHz</td>
</tr>
<tr>
<td></td>
<td>• The pad capacitance ~3pF and input line cap ~1.5pF are in series with 50Ω.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Bwth &lt;1GHz</td>
<td></td>
</tr>
<tr>
<td>After the pad</td>
<td>• Input signal won’t see the pad input cap.</td>
<td>• Non replaceable.</td>
</tr>
<tr>
<td></td>
<td>• Bandwidth 1-2GHz</td>
<td>• More impedance mismatch at the input of the chip.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Is fast buffer necessary?

- Comparator parasitics capacitance value: 3.5fF
### With and without buffer

<table>
<thead>
<tr>
<th></th>
<th>Without buffer</th>
<th>With buffer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Offset</td>
<td>Offset of the comparators</td>
<td>Offset of the comparators + buffers</td>
</tr>
<tr>
<td>Noise</td>
<td>Thermic noise of the 50Ω</td>
<td>Noise of the buffer added</td>
</tr>
<tr>
<td>Readout delay</td>
<td>None</td>
<td>Buffering delay</td>
</tr>
<tr>
<td>Input dynamic</td>
<td>Maximum</td>
<td>Buffer dynamic</td>
</tr>
<tr>
<td>Linearity</td>
<td>Degraded by the parasitic capacitance of the comparator</td>
<td>Linearity of the buffer.</td>
</tr>
</tbody>
</table>

To answer the question: buffer in 4 channels. No buffers in test channel.
• **Characteristics:**
  
  – 14ns buffering time $<$ 25ns of the write cycle.
  – 30µV of integrated noise from 1kHz to 10GHz.
  – Low power: 1uA/buffer.

  – Big offset variation due to process variation (100mV measured buffer to buffer).
  – 1V linear range.
Same architecture as before.

Latch inserted at the output stage to be leakage independant.

The ADC

Up to 12 bit Wilkinson ADC with 2 stage structure of counter+storage (fast dff+latch)

In the future, this 2-stage structure could be tweaked to allow concurrent readout and digitization (would drastically reduce dead-time).
The clock fan-out

- fully simulated post-layout. Successfully distributes RO clock to 256 cells up to about 1.8 GHz.
- drivers can be turned off during sampling to reduce digital noise

Post-layout sim @ 800MHz

Note: vdd is being pulled down ~70 mV per cycle. This is corrected in the final ADC layout by using much larger power rails.
The ring oscillator

**improvements**

- 'frequency select' option: duty cycle of RO departs from 50% @ f<1GHz, so to run slower, send 2GHz through divide-by-4 stage. Gives clean clock up to 500 MHz.

- 'RO_enable' option: RO is free-running, but RO_en allows the fan-out drivers to be turned on/off (reducing noise).
Two comparators have been used.
- The comparator of Psec2 has been reused
- A fast, high gain, new comparator has been used in the test channel.
The trigger

schematic/layout

Same dff+latch as in ADC

Accommodates both pulse polarities (by setting SIGN bit)
The token read-out

**Token readout**

- Shift register with one-shot logic
- Same design as on PSEC2 (worked as expected)

- Token made up of 4 Tok_64 blocks
- Readout blocks of 64 cells: 1-64, 65-128, 129-192, 193-256
- Address data with Channel_select and Token_block_select + Read_Clock